Hsiuping University of Science and Technology Institutional Repository : Item 310993100/1248
English  |  正體中文  |  简体中文  |  Items with full text/Total items : 4343/7642
Visitors : 3662938      Online Users : 535
RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Adv. Search
Login ‧ Upload ‧ Help ‧ About ‧ Administer

Please use this identifier to cite or link to this item: http://ir.hust.edu.tw/dspace/handle/310993100/1248

Title: The signal delay in interconnection lines considering the effects of small-geometry CMOS inverters
Authors: M. C. Shiau;C. Y. Wu
Date: 1999-03
Issue Date: 2009-02-03T06:47:20Z
Relation: IEEE Tran.Circuits and Systems, pp.420-425
Appears in Collections:[Department of Electrical Engineering & Graduate Institute] Journal

Files in This Item:

There are no files associated with this item.

All items in HUSTIR are protected by copyright, with all rights reserved.

 

DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback