Hsiuping University of Science and Technology Institutional Repository : Item 310993100/215

English | 正體中文 | 简体中文 | Items with full text/Total items : 4334/7631
Visitors : 3196484 Online Users : 448

RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.

Scope Adv. Search

Login ‧ Upload ‧ Help ‧ About ‧ Administer

HUSTIR > College of Engineering > Department of Electrical Engineering & Graduate Institute > Journal > Item 310993100/215

Please use this identifier to cite or link to this item: http://ir.hust.edu.tw/dspace/handle/310993100/215

Title:	A Power-Saving CMOS Level Converter for Dual Supply Voltages
Authors:	Chien-Cheng Yu
Contributors:	Department of Electrical Engineering
Keywords:	Power saving Level converter contention
Date:	2001-09
Issue Date:	2008-08-19T07:40:55Z
Abstract:	When using dual supply voltages, the circuit requires level converters at the interface of V(DDH) and V(DDL) gates to block the static current which occurs if a V(DDH) gate drives a V@@ gate. In this paper, a Power-Saving level converter (PSLC) is proposed which has the advantages of low power consumption and high operating speed, and it may operate at different values of V@ ranging from 1.2V to 4.2V. These level converters are simulated for different capacitive loads and operating supply voltage levels using the HSPICE parameters of a 0.35 fim digital CMOS technology. HSPICE simulation results show that an average power saving of 50% and 60% speed increase can be obtained compared to those of the existing technique.Hence, the proposed technique is suited for low power design without degrading performance.
Relation:	修平學報 3, 101-110
Appears in Collections:	[Department of Electrical Engineering & Graduate Institute] Journal

Files in This Item:

File	Size	Format
03-07使用於雙供應電壓之低功率位準轉換器設計.pdf	490Kb	Adobe PDF	1433	View/Open